Regviz

Silicon Labs /Series1 /EFM32GG11B /EFM32GG11B420F2048IL120 /ETH /IENS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IENS

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/Series1/EFM32GG11B/EFM32GG11B420F2048IL120/ETH/IENS#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (MNGMNTDONE)MNGMNTDONE 0 (RXCMPLT)RXCMPLT 0 (RXUSEDBITREAD)RXUSEDBITREAD 0 (TXUSEDBITREAD)TXUSEDBITREAD 0 (TXUNDERRUN)TXUNDERRUN 0 (RTRYLMTORLATECOL)RTRYLMTORLATECOL 0 (AMBAERR)AMBAERR 0 (TXCMPLT)TXCMPLT 0 (RXOVERRUN)RXOVERRUN 0 (RESPNOTOK)RESPNOTOK 0 (NONZEROPFRMQUANT)NONZEROPFRMQUANT 0 (PAUSETIMEZERO)PAUSETIMEZERO 0 (PFRMTX)PFRMTX 0 (PTPDLYREQFRMRX)PTPDLYREQFRMRX 0 (PTPSYNCFRMRX)PTPSYNCFRMRX 0 (PTPDLYREQFRMTX)PTPDLYREQFRMTX 0 (PTPSYNCFRMTX)PTPSYNCFRMTX 0 (PTPPDLYREQFRMRX)PTPPDLYREQFRMRX 0 (PTPPDLYRESPFRMRX)PTPPDLYRESPFRMRX 0 (PTPPDLYREQFRMTX)PTPPDLYREQFRMTX 0 (PTPPDLYRESPFRMTX)PTPPDLYRESPFRMTX 0 (TSUSECREGINCR)TSUSECREGINCR 0 (RXLPIINDC)RXLPIINDC 0 (WOLEVNTRX)WOLEVNTRX 0 (TSUTIMERCOMP)TSUTIMERCOMP

Description

Interrupt Enable Register

Fields

MNGMNTDONE

Enable management done interrupt
RXCMPLT

Enable receive complete interrupt
RXUSEDBITREAD

Enable receive used bit read interrupt
TXUSEDBITREAD

Enable transmit used bit read interrupt
TXUNDERRUN

Enable transmit buffer under run interrupt
RTRYLMTORLATECOL

Enable retry limit exceeded or late collision interrupt
AMBAERR

Enable transmit frame corruption due to AMBA (AHB) error interrupt
TXCMPLT

Enable transmit complete interrupt
RXOVERRUN

Enable receive overrun interrupt
RESPNOTOK

Enable bresp/hresp not OK interrupt
NONZEROPFRMQUANT

Enable pause frame with non-zero pause quantum interrupt
PAUSETIMEZERO

Enable pause time zero interrupt
PFRMTX

Enable pause frame transmitted interrupt
PTPDLYREQFRMRX

Enable PTP delay_req frame received interrupt
PTPSYNCFRMRX

Enable PTP sync frame received interrupt
PTPDLYREQFRMTX

Enable PTP delay_req frame transmitted interrupt
PTPSYNCFRMTX

Enable PTP sync frame transmitted interrupt
PTPPDLYREQFRMRX

Enable PTP pdelay_req frame received interrupt
PTPPDLYRESPFRMRX

Enable PTP pdelay_resp frame received interrupt
PTPPDLYREQFRMTX

Enable PTP pdelay_req frame transmitted interrupt
PTPPDLYRESPFRMTX

Enable PTP pdelay_resp frame transmitted interrupt
TSUSECREGINCR

Enable TSU seconds register increment interrupt
RXLPIINDC

Enable RX LPI indication interrupt
WOLEVNTRX

Enable WOL event received interrupt
TSUTIMERCOMP

Enable TSU timer comparison interrupt.

Links

()

Register License

  • SPDX-License-Identifier: Zlib
  • The licensor of this software is Silicon Laboratories Inc.
  • This software is provided ‘as-is’, without any express or implied
  • warranty. In no event will the authors be held liable for any damages
  • arising from the use of this software.
  • Permission is granted to anyone to use this software for any purpose,
  • including commercial applications, and to alter it and redistribute it
  • freely, subject to the following restrictions:
    1. The origin of this software must not be misrepresented; you must not
  • claim that you wrote the original software. If you use this software
  • in a product, an acknowledgment in the product documentation would be
  • appreciated but is not required.
    1. Altered source versions must be plainly marked as such, and must not be
  • misrepresented as being the original software.
    1. This notice may not be removed or altered from any source distribution.
 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data